

## GENERAL INFORMATION

circa 1979

Scanned first 5 pages

Did not scan Lessons 1 thru 6

Scanned Table of Contents page

Did not scan remainder of document

### Prerequisites:

Training or equivalent work experience on the MEMOREX 3674 Storage Control Unit (SCU).

### Course Description:

The MEMOREX 3674 SCU Self Study Course is intended to be used as a refresher course for Field Engineers who, because of the lack of continuous debugging of difficult problems, lose knowledge of the basic functional characteristics of the SCU. This course is a prerequisite to advanced training on the 3674 SCU.

### Materials Required:

3674 Theory of Operations Manual 3674.21.

### Instructions:

It is assumed that the student has a good working knowledge of the following subjects prior to taking this course.

1. Channel I/O Operations and Addressing  
3674 Theory of Ops Section 3
2. 3674 Channel I/O Commands  
3674 Theory of Ops Section 4
3. System 370 Channel Interface Operations  
3674 Theory of Ops Section 6
4. 3674 Maintenance Panel Operation  
Appendix A

This course contains ten lessons, six completed at the time of this printing. Those FE's enrolled in the 3674 Functional Microcode Class in March 1979 will receive lessons seven thru ten at least two weeks prior to class.

Instructions (Cont'd):

Approximate time to complete this course is 16 hours.

Complete the test questions at the end of each lesson. Field Engineers attending the Functional Microcode Class are to bring all material (Self Study Course, 3674 Theory of Ops and test questions) to class with you. Test questions will be reviewed, and additional tests will be given to insure that this prerequisite course has been completed.

This is the first administration of this course. Please feel free to notify Santa Clara Tech Support (Attn: W. Robinson, MS 02-80, Twx FSH) of any errors in the material that you may find. Suggestions you may have for improving this course would be appreciated.

TABLE OF CONTENTS

GENERAL INFORMATION

- Prerequisites
- Course Description
- Materials Required
- Instructions

LESSONS

- 1 Introduction
- 1.1 General
- 1.2 Features
  - 1.2.1 Error Detection and Correction
  - 1.2.2 Command Retry
  - 1.2.3 Statistical Usage/Error Recording
  - 1.2.4 Surface Defect Skipping
  - 1.2.5 Offset Interlock Mode
  - 1.2.6 Channel Processor
  - 1.2.7 Rotational Position Sensing (RPS)
  - 1.2.8 Disconnected Command Chaining (DCC)
  - 1.2.9 Multiple Track Operation (MT)
  - 1.2.10 Record Overflow
  - 1.2.11 End of File (EOF)
  - 1.2.12 Multiple Channel Switching
- 1.3 3674 Functional Components
  - 1.3.1 Microprocessor
  - 1.3.2 Channel Interface
  - 1.3.3 Controller Interface
  - 1.3.4 FE Interface
  - 1.3.5 Flexible Disc (FD) Interface
- 1.4 Summary *1-15 p. 2 B. 10000*

## LESSONS

- 2 3674 SCU Overall Block Diagram *02-4*
- 2.1 Introduction
  - 2.2 Block Diagram
    - 2.2.1 Bussing
    - 2.2.2 Registers
- 3 Microprocessor General Description
- 3.1 Introduction
  - 3.2 The Microprogram
    - 3.2.1 Microinstruction Formats
    - 3.2.2 Microinstruction Fields
    - 3.2.3 Microinstruction Format Types
    - 3.2.4 Microinstruction Block Format
- 4 Writable Control Storage *1/10 to 1/15*
- 4.1 Introduction
  - 4.2 Hardware Components
    - 4.2.1 RAM Address
    - 4.2.2 WCS and RAM Data Register
    - 4.2.3 RAM Error Correction
    - 4.2.4 RAM Translation
    - 4.2.5 WCS Errors
- 5 ALU, Bussing and Registers
- 5.1 Introduction
  - 5.2 Hardware Components
    - 5.2.1 A and B MPX (GA/GB)
    - 5.2.2 R03 (GC)
    - 5.2.3 ALU (GD)
    - 5.2.4 BR MUX (GM)
    - 5.2.5 Error Latches (GE)
  - 5.3 Buffer Storage *1/16 to 1/17*
    - 5.3.1 Hardware Components
    - 5.3.2 Buffer Errors
- 6 Microprocessor Timing
- 6.1 Introduction
  - 6.2 Hardware Components
  - 6.3 Timing Sequence

## LESSONS

- 7 Channel Interface - ~~Scheduled Release 3/1/79~~
- 8 Controller Interface - Scheduled Release 3/1/79
- 9 Flex Disc Interface - Scheduled Release 3/1/79
- 10 FE Interface - Scheduled Release 3/1/79

Lessons 1 thru 6 not scanned  
Lessons 7 thru 10 not present

TABLE OF CONTENTS

	<u>Title</u>	<u>Page</u>
I.	3674 Hardware Enhancements	1
	A. ISP/ESP Flowcharts	7
	B. New Commands Supported by 3674	10
II.	Field Problem Checklist	11
III.	Statistical/Environmental Data	13
IV.	3650 Track Format	17
V.	Skip Defect Processing	18
VI.	3650 Tag Summary	21
VII.	Special - Purpose Register Definitions	26
	A. Microprogram Decodes	30
	B. Microcode Hints	31
VIII.	Functional Microcode Overview	33
	A. Routine Groups	34
	B. Scratchpad Bit Definition	37
	C. Buffer Allocation Definition	56
	D. <i>Special Register 3640/44</i>	
IX.	Online Buffer Display <u>REF 76</u>	71
X.	Glossary of Terms	72